How to time constrain output pin connected to input pin on the same FPGA (design) ?

Thanks for the reply. It is not the FPGA path I want to constrain. It is the output path through board delay and then input path on the same FPGA.

Maybe better question would be how to constrain synchronous signal between two FPGAs. It is clear how ho constrain FPGA output path to say external memory with known Tsu, Th, but how to constrain FPGA to other FPGA where Tsu and Th are not known (derived by the tool from input / output path constraints). Any ideas?