How to synthesize quartus vqm or vo files

I have a design that I successfully implemented and synthesized on a Cyclone device, and would now like to port it to and asic flow. However, I don't want to re synthesize the original RTL verilog, b...