How to synthesize a CPU with a FSM behavioral module

Hi all, I'm new in Verilog and FPGA design. I write a code to implement simple ALU and Memories to do simple STORE and ADD operation. After compilation, the tool reports that Clock Hold ...