Altera_ForumHonored Contributor14 years agoHow to specify transceiver block for PCIe x4 HIP? Hi Experts, I try to run PCI Express High Performance Reference Design on my custom board. I'm using PCIe x4 HIP on an EP2AGX45 chip. Due to my board design, I have to assign tx_in[3..0] and t...Show More
Altera_ForumHonored Contributor14 years agoit may not be explicitly documented, but i suspect that's the issue
Recent DiscussionsTiming analysis - long combinational pathDocker image for Quartus Pro 26.1 missing ?Error (292014): Can't find valid feature line for core SLL_CA_HBC_T001_Hyperbus_Memory_Controller_10Agilex 5 – Critical HSSI Error in JESD204B Example DesignThe quartus license works with version 25.0 but not with version 17.0