Altera_ForumHonored Contributor15 years agohow to simulation tristate bus in modelsim Could someone let me know if there is a way that I can use a testbench in modelsim to drive a signal into an external tristate bus. I am using vhdl with the bus defined as type inout at the top leve...Show More
Altera_ForumHonored Contributor15 years agoI found a typo that was preventing it from working properly. It does work now.
Recent DiscussionsIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?Timing analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5