Forum Discussion
Altera_Forum
Honored Contributor
17 years agoModelSim simulates Verilog or VHDL but does not simulate Graphic Design Files (.gdf). In Quartus, "File --> Create/Update --> Create HDL Design File for Current File" might work on a .gdf; I've used that command only on .bdf files.