The new version Quartus II has removed the vwf file, the simulation need to be done through third party tool like Modelsim. If I do a design through schematic design, how can I simulate it through Modelsim? As I know, Modelsim can only simulate HDL designs. One approach seems to be using Quartus II to transfer schematic design to HDL design, then simulate the HDL in Modelsim, I just wonder whether there is other approach? Thanks very much.

Conversion to HDL is the only choice if you want to simulate an RTL design. You can compile the design and create a post P&R netlist to simulate, but this is much slower. The best option may be to forget about schematic altogether and just write the whole thing in HDL in the first place.

This might be useful for you: "I put together a little TCL script that automatically converts a schematic top-level entity to Verilog to help streamline preparation for ModelSim. " http://www.alteraforum.com/forum/showthread.php?t=36262&highlight=tcl+macro+for+top-level+schematic+to+verilog+conversion

There is a program that you can create a waveform for your design like older versions of quartus.its name is "altera upds". you can simulate your schematics with it easily.

How to simulate schematic design? | Altera Community

8 Replies

Altera_Forum
Honored Contributor
13 years ago
Conversion to HDL is the only choice if you want to simulate an RTL design. You can compile the design and create a post P&R netlist to simulate, but this is much slower.

The best option may be to forget about schematic altogether and just write the whole thing in HDL in the first place.
Altera_Forum
Honored Contributor
13 years ago
Got it, thanks very much!
Altera_Forum
Honored Contributor
13 years ago
This might be useful for you:

"I put together a little TCL script that automatically converts a schematic top-level entity to Verilog to help streamline preparation for ModelSim. "

http://www.alteraforum.com/forum/showthread.php?t=36262&highlight=tcl+macro+for+top-level+schematic+to+verilog+conversion
Altera_Forum
Honored Contributor
13 years ago
Thanks very much, czeh!
Altera_Forum
Honored Contributor
13 years ago
There is a program that you can create a waveform for your design like older versions of quartus.its name is "altera upds". you can simulate your schematics with it easily.
Altera_Forum
Honored Contributor
13 years ago
Thanks, where can I get it?
Altera_Forum
Honored Contributor
13 years ago
Another option is to stick with Quartus2 Version 9.1, unless you need the latest features. At least Version 9.1 runs with Win7 64 bits.
Altera_Forum
Honored Contributor
13 years ago
Yes, that is another approach. Thanks

Forum Discussion

How to simulate schematic design?

8 Replies

Recent Discussions

Is Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device?

Timing analysis - long combinational path

QuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer

Duplicate_hierarchy_depth / duplicate_register

Automatically added negative node for TDS output doesn't work with Agilex 5