How to simulate Cyclone V HPS sdram interface with Quartus 18.1

Hi Intel

Is there any tutorial about simulation of HPS sdram interface with Quartus 18.1? I generated the simulation files with Platform Designer, but the waveform seems weird. The wait request signal was high all the time.

Thanks