How to simulate a differential input driving a PLL?

I have a differential clock reference driving the pll inside my design. The problem is that I see that the reference clock input to the pll megafunction is single ended. This leads me to believe th...