How to set_output_delay in this situation?

I've two FPGAs working on board. The first fpga has a output data port connected to the 2nd fpga to transmit data. And the sampling clock to sample the data in the 2nd fpga also came from the first f...