Altera_ForumHonored Contributor14 years agoHow to prevent from automaticaly using DSP block ? Hello ! I am using VHDL to describe a processor. I have an entity implementing a multiplication. When synthesizing, DSP blocks are used. I need to run tests on implementations where logic i...Show More
Recent DiscussionsUsing Quartus with softHSMThe quartus license works with version 25.0 but not with version 17.0Quartus did not startDocker image for Quartus Pro 26.1 missing ?Timing analysis - long combinational path