How to pass physic ports "CLOCK_50" to components

latched are registers without a clock. they are created when some combinations of inputs produce no output, so the logic has to remember the previous output. the way to fix it is to make sure the outputs have a value for every combination of inputs, ie you always have an else on an if statement or "when others " in a case statement. or you make each process a clocked process.