Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

How to pass physic ports "CLOCK_50" to components

Hi, I'm new on this( my first day), I'm trying to make a simple led counter but when I try to pass the clock to the counter I get the error: Error (10349): VHDL Association List error at Ledsv2...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Hi taquion,

Change your line 46 to 52 to this and it should work, if there are no other problems: 

Mapeig_Comptador: Comptador port map (
CLK_comp => CLOCK_50,
nReset => KEY(0),
q_out => cuentas  -- ms
);

When you instantiate a component the component signal name is on the left side and the assigned signal on the right side.

Best Regards,

Mathias