Forum Discussion
Altera_Forum
Honored Contributor
15 years agoHow to get quartus_map to generate a netlist file for bottom-up synthesis
I really don't like using GUIs so I like to run everything on the command line. I am just starting to learn the quartus tools so I need some help in switching from my more familiar Xilinx tool flow....
Altera_Forum
Honored Contributor
15 years agoHow about this alternative; design so that you only need to compile once, not incrementally. I use Modelsim and testbenches to get everything working nicely before I synthesize the design. Iteration at that point is related to adjusting timing constraints, rather than edit-and-recompile cycles.
Cheers, Dave