Forum Discussion
Altera_Forum
Honored Contributor
15 years agoGo to File->Create/Update->Create HDL Design File for Current File
Choose between VHDL and Verilog on the next dialog box, and ready you areGo to File->Create/Update->Create HDL Design File for Current File
Choose between VHDL and Verilog on the next dialog box, and ready you are