Forum Discussion
Altera_Forum
Honored Contributor
15 years agoThe latency is always fixed. There is a parameter called "pipeline" that sets the latency. Then you just store a valid signal in parrallel to the data. You shouldnt use a counter. The output will produce 1 result every clock cycle, just delayed by "pipeline" clocks.