How to determine signal's width dynamically in VHDL, a stupid question?

I have a constant named aaa which is brought in through GENERIC operation. I have to use constant aaa to decide my the width of address signal. for example: GENERIC(aaa : integer :=100); ...