Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

How to determine signal's width dynamically in VHDL, a stupid question?

I have a constant named aaa which is brought in through GENERIC operation. I have to use constant aaa to decide my the width of address signal. for example: GENERIC(aaa : integer :=100); ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Frank, Thanks very much for your guide and encourge.

I'm newer in VHDL. But I'm very sure that it should be done by VHDL compiler, orelse the compiler must be very very very stupid~~

But I look for answer in google for several hours and ask many friend and get no answer:(

Thanks again~~

BTW, could you recommend some VHDL book for me?^_^