How to deal with on chip memory timing?

I want to make a fsm on an altera FPGA which uses on-chip memory.

I want to take an input, get data from memory based on input, use that data in the next cycle. and so on.

What is a good way to write verilog code for this while keeping timing in mind?