How to constrian system clock and tranceiver ref clock?

I am using ArriaGX, there are two clocks input to my FPGA. One is the system clock in and another is the GXB's reference clock. My SDC file is as below: create_clock -period 10.000 -...