how to constraint the reset signal？

--- Quote Start ---

Well, I discovered, that at some registers my reset is used as "clk enable", see attachment.

I suppose, the tool did that, because the data comes from a register clocked with 83 MHz to aregister clocked with 50 MHz. (I synchronize the data coming from the 83 MHz part with two 50 MHz registers, before using it.)

So, any ideas how I have to constrain rstsync2?

--- Quote End ---

The reset signal should be re-timed into the 50MHz clock domain as if it's an asynchronous input the way you've done with the reset input at the top level!

Nial