how to constraint the gated clock in the Timequest？

i need to use gated clock in my design, and like following: module prac ( a, b, rst_n, out ); input a; input b; input rst_n; ...