how to constrain timing between FPGAs?

Hi, I have two FPGAs which are each clocked by the same system clock. One FPGA provides a data signal to the other. I want to make sure I am meeting timing. If the source FPGA were a n...