Altera_ForumHonored Contributor13 years agohow to constrain my output port hi Alt-Gurus: I am constraining my output port say 'foo' in the usual way set_output_delay –clock clk_A –max 3 [get_ports “foo”] Now this port is driven by a register which is clo...Show More
Recent DiscussionsConnection bit order between hierarchyHow to fix Error(23782): Failed to find an expected reportSolvedQuartus 22.1 and 23.1 Synthesis ErrorCould not link 'vsim_auto_compile.dll' error troubleshooting.Failed to run ip-setup-simulation: