Altera_ForumHonored Contributor13 years agohow to constrain my output port hi Alt-Gurus: I am constraining my output port say 'foo' in the usual way set_output_delay –clock clk_A –max 3 [get_ports “foo”] Now this port is driven by a register which is clo...Show More
Recent DiscussionsAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SGDuplicate_hierarchy_depth / duplicate_registerQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerIs Quartus Prime Pro 22.4 Compatible with Stratix 10 NX Series Device 1SN21CEU2F55E2VG?