Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

how to constrain low frequency clocks

Hi, everyone! Again I encounter some problems in constraining very low frequency clocks. I have a 15MHz input clock, then generate a 400Hz clock through counters, and further generate 10...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
15 years ago

Hi, Pletz and Cris72,

Thank you both. Yes, I know the usage of clock enable signal. If I write the code, I will also use it as a good synchronous design style.

But, since I am not the author of the code and the whole design is near the final stage, I am not supposed to change the code a lot. I wonder if there is a way to contrain the current design without changing the code. It is really a headache.:mad: