Forum Discussion

Honored Contributor

16 years ago

How to check signal waveform.

I have this VHDL code within my architecture: architecture first of butterfly8 is signal butterfly8_r_Z1, butterfly8_r_Z2, butterfly8_r_Z3, butterfly8_r_Z4: std_logic_vector(31 downto 0); ...

Altera_Forum

Honored Contributor

16 years ago

I wrote a simple code as below and I assigned all my input and output pins to VIRTUAL PINS. However, I still have the same problems. Can't fit my pins when I performed a full compilation.

http://i25.tinypic.com/245ajpd.jpg http://i32.tinypic.com/2j0xhqw.jpg http://i32.tinypic.com/214scjd.jpg

http://i30.tinypic.com/2ivi5jl.jpg

Forum Discussion

How to check signal waveform.

Recent Discussions

Timing analysis - long combinational path

Questa unable to checkout a viewer license

Error(23098) when using IPM_IOPLL on Agliex 7

Quartus Prim Pro: "Fatal Error: Segment Violation, Access Violation"

Crash at elaboration