Forum Discussion
NuvKFC
Contributor
2 years agoHow to apply set_disable_timing SDC command before synthesis?
I have a path, Cell|in to Cell|out, want to disable by using set_disable_timing like follows. set_disable_timing -from dataa to combout Cell After Fitter, I can find the signal in on the dataa, and...
ShengN_altera
Super Contributor
2 years agoHi,
After full compilation, put the respective node name in your case "cell|datac" to the sdc command set_disable_timing. Then re-run the compilation again to load sdc file, does it helps?
Thanks,
Regards,
Sheng
NuvKFC
Contributor
2 years agoCompiler twice!
I get it.
Maybe it can work. I think it should work.
Thank you, ShengN, very, very, much.