Forum Discussion
Altera_Forum
Honored Contributor
17 years ago --- Quote Start --- if you enable the option bring out device-wide set/reset signals as ports, when you start test bench template writer,the generated test bench will add the "devclrn","devpor" in the test bench port map --- Quote End --- I think this is only for gate-level simulation, not for RTL level simulation. If you want to perform gate-level simulation, then I understand that would work. Most people use RTL-level simulation only, rarely gate-level.