how do you map an array to a std_logic_vector?

For eg: I have an array - type REG_TYPE is array (0 to FIR_ORDER-1) of signed (DATA_WIDTH+COEFF_WIDTH-1 downto 0) and another signal X: REG_TYPE. As per the need of the requirement, i would be cal...