How do I prevent logic from being synthesized away?

I am using Quartus II 9.1 SP2. I have a VHDL design with thousands of electrical noise generators in it. The noise generators have only control inputs, no outputs. When I compile the model, all of th...