Altera_ForumHonored Contributor14 years agoHow do I know the clock uncertainty and in/output delays? Hi all, To constrain my design, I suppose we need to constrain the clock uncertainty and input/output delays. But how could I know what values should I put for set_clock_uncertainty(for ex...Show More
Recent DiscussionsQuartus Prim Pro: "Fatal Error: Segment Violation, Access Violation"timing violation fixlog signal to signal tapDocker image for Quartus Pro 26.1 missing ?Licensing ‘Know-How’ Guide