How do I determine the cause/source of an Intel FPGA IP Evaluation Mode constraint in a Quartus Prime Standard compilation?

Quartus Prime Standard is reporting "12188 Intel FPGA IP Evaluation Mode feature is turned on for the following cores", but then does not list anything "following" except to note "265072 Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature", "265069 Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning 1 hour after device is programmed", and "265071 Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation".

I do not know what megafunction is the source of this complaint, nor what must be done to eliminate the constraint.