How do I determine the cause/source of an Intel FPGA IP Evaluation Mode constraint in a Quartus Prime Standard compilation?

Quartus Prime Standard is reporting "12188 Intel FPGA IP Evaluation Mode feature is turned on for the following cores", but then does not list anything "following" except to note "265072 Messages fro...