Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

How can i optimize the interconnect between BRAM and logic element

Hi, all I have build a NiosII processor with SOPC tool and find that the utilization of BRAM is not efficient. My target device is EC3C25 and its BRAM has 608256Bits, But I can use about 53%. ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

that's true, but even if you count the number of RAM blocks in the device you'll run into no-fit based on the problem i described

for example the 3c25 has 66 M9K blocks. running each in 256x32 for a Nios system (so 16,896 words), you won't be able to use all 66 blocks unless you wrap your own RAM logic