Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

How can i optimize the interconnect between BRAM and logic element

Hi, all I have build a NiosII processor with SOPC tool and find that the utilization of BRAM is not efficient. My target device is EC3C25 and its BRAM has 608256Bits, But I can use about 53%. ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

note that ram %bit usage figure is very misleading. if the smallest block in your device is 9k bits then "use one single bit and the whole block is gone". ram blocks also have limitations on datawidth and if you wanted wider data then it connects several blocks together and may waste a large number of blocks. if you target optimum width you may save resource.