Forum Discussion

Honored Contributor

17 years ago

How can I make the compilation to achieve MEMORY using RAM but not LEs?

Hello everyone! I write the program to achieve RAM like this: TYPE MEMORY IS ARRAY (0 TO 127) OF std_logic_vector(15 DOWNTO 0); SIGNAL RAM_DATA : MEMORY; When the Quartus ...

Altera_Forum

Honored Contributor

17 years ago

Hi,

Lots of info on this subject here

http://www.altera.com/literature/hb/qts/qts_qii51007.pdf

Quartus will only infer a RAM if it is actually implementable in internal RAM. i.e. it must be synchonous and adhere to various rules.

Check out the code samples in the above doc

Forum Discussion

How can I make the compilation to achieve MEMORY using RAM but not LEs?

Recent Discussions

Timing analysis - long combinational path

QuartusPro 25.3 Crashed after using the Signal Tap Logic Analyzer

Duplicate_hierarchy_depth / duplicate_register

Automatically added negative node for TDS output doesn't work with Agilex 5

Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG