Altera_ForumHonored Contributor17 years agoHow can I make the compilation to achieve MEMORY using RAM but not LEs? Hello everyone! I write the program to achieve RAM like this: TYPE MEMORY IS ARRAY (0 TO 127) OF std_logic_vector(15 DOWNTO 0); SIGNAL RAM_DATA : MEMORY; When the Quartus ...Show More
Altera_ForumHonored Contributor17 years agoAlso, I don't want to achieve it by creating new megafunction!
Recent DiscussionsTiming analysis - long combinational pathQuartusPro 25.3 Crashed after using the Signal Tap Logic AnalyzerDuplicate_hierarchy_depth / duplicate_registerAutomatically added negative node for TDS output doesn't work with Agilex 5Quartus 20.1std compilation fails for Quartus map - Device 10AS057K2F40I1SG