How about a verilog case statement that covers a range?

--- Quote Start ---

SystemVerilog has it using the inside operator

case (xcount) inside
   : junk<=1; 
  101 : junk<=2; 
   : junk<=3; 
endcase

Another nice thing about the case inside statement is that it uses asymmetric wildcard matching.

case (xcode) inside
  3'b00? : junk<=1; 
  3'b0?0 : junk<=2; 
  3'b?00 : junk<=3;
  default: junk <='x;
endcase

That means don't cares only match on the case item, not the selecting expression. So if xcode == 3'bx01, the default branch would be taken, not the first branch.

--- Quote End ---

Thanks very much. But I think this "inside" only for SystemVerilog, right?