Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

Hierarchical reference to custom type

I have a state machine defined with the following lines in one of my source files: type SM_STATES is (idle, state1, state2, state3, state4); signal current_state : SM_STATES; In my testbenc...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
9 years ago

I normally do that by getting copy of state value as output from design