hierarchical QSYS and IRQ senders in a sub-block

Hi, I do my first steps with QSYS and I am building a NIOS II processor with on-chip RAM and some peripherals like SPI and PIO interfaces. I divided my design into 2 sub-designs; one sub-design h...