Help with internal Clock and States

Hi, I am very knew to Verilog and coding in general. I have to build a state machine so that when I have an input, the internal clock doesnt register it more then once. Instead it will pulse an outp...