Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

help!!! A simple question of a verilog fresh man

i have typed the following codes into" .v file" but after compiled , the compiler showed me:" Error: Can't synthesize current design -- Top partition does not contain any logic" but i have m...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
14 years ago

--- Quote Start ---

please help me ,I really can't solve it

--- Quote End ---

Hi,

check whether your toplevel is set to to "myand". have look to the attahed project.

kind regards

GPK