help!!! A simple question of a verilog fresh man

i have typed the following codes into" .v file" but after compiled , the compiler showed me:" Error: Can't synthesize current design -- Top partition does not contain any logic" but i have m...