Help - Quartus never completes Analysis/Synthesis

Hi - I'm dead-in-the-water after 3 hours of debugging. I have a small (21K ALUT) design on a Stratix-IV FPGA. It's a DSP design, and in several places I re-use a small parameterized module c...