Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
17 years ago

Global clock networks in Cyclone II

Hi this are fairly simple questions I believe but I'm a bit new with Quartus II. I have a design where I'm producing a 100MHz clock signal using output c0 of a PLL. That is my system_clk signal...