Global assignment being deleted/changed when using same source in multiple VHDL libraries.

Hi there, I have an entity in a file which is compiled into two different VHDL libraries. I also have two different packages with the same name, for each library which are input into the entity. Whe...