Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
13 years ago

getting error in digiclock project..help me..

hii. i am doing project on altera de1 board on digi clock. when i compile the program i am getting error in the following line (c1: sec_clk port map(clkm,rstsec,sflag); it shows node c1 in...