--- Quote Start ---
Please let me know complete solution how to download & verify the output in the DE0 board
...
please also let me know any link to these projects on urgent basis.
--- Quote End ---
Terasic has plenty of design material for all of their boards, and some of your questions will be answered there;
http://www.terasic.com.tw/cgi-bin/page/archive.pl?language=english&categoryno=139&no=593 Note that you are unlikely to get help on this forum without first showing you have
tried, and adding a sense of urgency to your request does not help. Once you have read through the Terasic material and have tried some VHDL design, some back and ask questions about any specific problems you have.
Cheers,
Dave
Honored Contributor
