Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Generate Post Synthesis Netlist

Hi.. I am using Quartus II. I am able to complete analysis and synthesis. Now I wanted to get post synthesis netlist so that I can run simulation on this post synthesis netlist and verify whether ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
18 years ago

Hi Rysc.

Thanks for your reply. I am using *.vo fileout for the simulation. I am able to see data in the mem_init line but when I simulate it in Modelsim the output of this memory block is always 000000. Please let me know how should I proceed to answer this ?

I am not been able to understand the meaning of the quote below.

--- Quote Start ---

I am doing post-synthesis simulation so that I have better confidence that the code that I have written is synthesized properly.