Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

"gating" one process from another

Hi, I am brand new to Verilog. I need to produce a specific bit stream output. The bit time is 0.5us so I have an Always block that executes every 0.5us and creates this bit stream. That is ...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Assuming you're operating from a single clock source, you could implement all of this in a single always block. However, there's nothing wrong with splitting logic up across more than one. This often helps readability.

You can gate the output from block 1 with the control signal you're generating in block 2. A combinatorial statement should do the trick. This could reside in 3rd always block.

Perhaps: 

always @ (*)
    if (stream_active)                  // Control signal from always block 2, active every 100ms
        output_stream = stream_source;  // Whilst active, drive the output signal with the stream
    else
        output_stream = 0;              // Otherwise, turn it off

Regards,

Alex